products details

Created with Pixso. Home Created with Pixso. Products Created with Pixso.
Single Layer Capacitor
Created with Pixso.

22pF 60V Low ESR Capacitor Single Sided Bordered Ceramic Chip Capacitor For Ka Band Satcom

22pF 60V Low ESR Capacitor Single Sided Bordered Ceramic Chip Capacitor For Ka Band Satcom

Brand Name: Hoan
Model Number: HACC220S15V600
MOQ: 10 Pieces
Payment Terms: L/C,D/A,D/P,T/T,Western Union
Detail Information
Place of Origin:
Shaanxi, China
Certification:
ISO 9001:2015
Capacitance:
22 PF ±10%
Bond Pull Strength:
>5.0 Gf (MIL-STD-883 Method 2011)
Dissipation Factor:
≤1.5% @ 1kHz, 1Vrms
Insulation Resistance:
≥10⁴ MΩ @ Rated Voltage
Adhesive Process:
H20E Epoxy / AuSn Eutectic / Sintered-Ag
Highlight:

22pF Low ESR Capacitor

,

60V Low ESR Capacitor

,

Single Sided Ceramic Chip Capacitor

Product Description

High-Frequency Technical Summary

The HACC220S15V600 is an ultra-miniature, high-reliability Single-Sided Bordered Single Layer Ceramic Capacitor (SLC) engineered for broadband DC blocking, RF coupling, and millimeter-wave impedance matching in the most demanding aerospace and commercial communication hybrid microcircuits. Delivering 22 pF ±10% capacitance with an elevated 60 V DC continuous rating and >150 V breakdown voltage (250% rated), this capacitor is packaged into an incredibly dense 15 mil × 15 mil (0.38 mm × 0.38 mm) footprint with an ultra-low 0.15 mm (6 mil) profile. Designed for flawless operation from 0.8 GHz to 40.0 GHz across S through Ka bands, the HACC220S15V600 is optimized for satellite communication Ka-band payloads (27-40 GHz), commercial phased-array user terminals, 5G mmWave backhaul, and aerospace telemetry systems where every wire bond must never fail and every attachment interface must survive 15+ years of continuous operation.

The single-sided bordered architecture features a clean insulating ceramic margin around the top gold electrode—a physical epoxy dam that stops conductive silver paste from bridging to the top contact during automated die attach. Top electrode uses TiW-Au with an ultra-thick minimum 4.0 μm gold layer that delivers consistent >5.0 gf wire bond pull strength. Bottom electrode employs a TiW-Pt-Au stack where the platinum (Pt) barrier layer is completely insoluble in AuSn solder—providing true versatile attachment compatibility with conductive epoxy (H20E), AuSn (80/20) eutectic soldering, and sintered-Ag die attach for high-temperature applications.

Key Performance Advantages

Flawless Bondability & High Pull Strength — 4.0 μm Ultra-Thick Au with Industry-Standard Compliance

Wire bond reliability on 15 mil (0.38 mm) chip capacitors is fundamentally limited by the thickness of the gold bond pad. When the gold layer is thin (<2.5 μm), the ultrasonic energy from thermosonic wedge or ball bonding transmits through the gold and fractures the ceramic dielectric beneath—a latent defect called "sub-surface cratering" that passes electrical test but opens after thermal cycling. The HACC220S15V600 eliminates this failure mode with a minimum 4.0 μm sputtered pure gold layer on a TiW adhesion base.

  • Bond pull strength >5.0 gf: Consistently exceeds industry-standard destructive bond pull test requirements across every wafer lot qualification. Typical production values range 5.5-8.0 gf, providing >3× margin over the 1.5 gf minimum for 25 μm Au wire. This margin is essential for high-vibration aerospace environments (DO-160, RTCA standards) where bond fatigue is the dominant long-term failure mode.
  • Zero cratering defects: The 4.0 μm ductile Au layer mechanically absorbs 40-100 mW of ultrasonic bonding energy, distributing it laterally across the full 80 μm × 80 μm pad area rather than transmitting it vertically into the 0.15 mm ceramic substrate. 100% bond pull sample testing per wafer lot—zero bond-through failures across >15,000 qualification bonds.
  • Wide bonding process window: Compatible with wedge bonding (20-40 gf, 60-120 mW, 120-150°C stage) and ball bonding (15-35 gf, 40-100 mW, 150°C stage) using 18-25 μm Au wire across all major bonding platforms (K&S, F&K Delvotec, TPT, Hybond). The 4.0 μm thickness provides the process margin needed for high-mix production lines where bonding parameters change frequently between assembly batches.
  • Gold ribbon bonding ready: The ultra-thick Au layer supports 25 μm × 250 μm (1 mil × 10 mil) gold ribbon bonding for high-current RF bypass applications in GaN power amplifier output stages, where ribbon bonding reduces interconnect inductance to <0.05 nH.
  • Post-bond visual inspection criteria: Under 50× magnification, bond must show <25% pad deformation, no visible cratering, no Au peel-back, and bond center ≥25 μm from ceramic border edge. These criteria are verified on 100% of bonds in high-reliability screened devices.

Versatile Bottom Attachment — Epoxy, Eutectic, or Sintered-Ag

Aerospace and high-reliability commercial assembly lines use multiple die attach technologies depending on the module's thermal and reliability requirements. The HACC220S15V600's TiW-Pt-Au bottom electrode is designed to be universally compatible with all three major attachment methods:

  • Conductive Silver Epoxy (Epotek H20E): Standard for cost-sensitive and moderate-temperature applications. Cure at 120°C for 30 minutes. The Pt barrier layer prevents silver ion migration from the epoxy into the Au finish—a known long-term degradation mechanism in borderless capacitors. Recommended for: commercial satcom, 5G infrastructure, test & measurement equipment.
  • AuSn (80/20) Eutectic Soldering: Required for high-thermal-conductivity applications (GaN PA carriers, high-power phased-array modules). Reflow at 300-320°C under N2/H2 forming gas. The platinum (Pt) barrier layer is the critical enabling technology: molten AuSn solder aggressively dissolves standard gold electrodes within seconds at reflow temperature, exposing the TiW adhesion layer to oxidation. Pt is thermodynamically immune to AuSn—it neither dissolves nor forms intermetallics—preserving a pristine <10 mΩ ground connection through multiple reflow cycles. Recommended for: GaN-on-SiC PAs, commercial phased-array terminals, satellite transponders.
  • Sintered-Silver (Ag) Die Attach: Emerging technology for >300°C wide-bandgap semiconductor modules. Silver sintering paste applied at 250-300°C under pressure forms a pure Ag bond with >60 W/m·K thermal conductivity. The Pt barrier is equally effective against Ag-Au interdiffusion at sintering temperatures. Recommended for: SiC power modules, high-temperature geothermal/subsurface electronics, next-generation engine control systems.

This triple-compatibility eliminates the need to qualify and stock separate capacitor part numbers for different assembly lines—a significant supply chain simplification for multi-program contractors.

High Stability TCC & VCC — COG/NPO Class I Dielectric

The HACC220S15V600 uses Class I COG/NPO (C0G/NP0) paraelectric ceramic dielectric—the most stable capacitor dielectric available. Unlike ferroelectric Class II dielectrics (X7R, X5R) that exhibit large, non-linear capacitance variations with temperature and voltage, COG/NPO is fundamentally paraelectric and therefore:

  • TCC: 0 ±30 ppm/°C—capacitance varies by less than ±0.3% from -55°C to +125°C. For a 22 pF capacitor at Ka-band (35 GHz), this means the impedance (±0.3%) and S11 return loss shift by <0.03 dB across the entire temperature range—undetectable in system-level calibration.
  • VCC: <10 ppm/V—effectively zero voltage coefficient. Unlike X7R which loses 50-80% of its capacitance under DC bias (a ferroelectric domain clamping effect), COG/NPO capacitance is independent of applied DC voltage. In a bias tee circuit where the capacitor sees the full DC supply voltage, this means the RF coupling impedance is identical with and without DC bias—no detuning, no re-optimization required.
  • No aging: COG/NPO has zero aging rate. X7R capacitance decays logarithmically at 3-5% per decade-hour due to ferroelectric domain relaxation—a 10-year deployed system with X7R capacitors will have capacitance values 15-25% below their original specification. COG/NPO eliminates this long-term drift entirely. Capacitance measured today equals capacitance measured in 2036.
  • Ultra-low dielectric absorption (<0.1%): Critical for high-speed sample-and-hold circuits and charge-sensitive preamplifiers where dielectric memory effects (soakage) introduce voltage errors. COG/NPO's paraelectric nature means near-zero charge retention after discharge.

Comprehensive Parameter Datasheet

Specifications Category Technical Parameter Guaranteed Value Test Conditions
Electrical Nominal Capacitance 22 pF ±10% 1 kHz, 1.0 Vrms, 25°C
Electrical Rated Working Voltage (DC) 60 V -55°C to +125°C continuous
Electrical Dielectric Withstanding Voltage >150 V (250% rated) 5 sec dwell, 100% tested
Electrical Dissipation Factor (DF) ≤1.5% 1 kHz, 1.0 Vrms
Electrical Insulation Resistance ≥104 At 60 V DC, 25°C
Electrical Recommended Frequency Band 0.8 - 40.0 GHz Broadband DC blocking & coupling
Electrical Self-Resonant Frequency >30 GHz (wire bond), >45 GHz (flip-chip) 10 mil alumina, wire-bonded
Electrical ESL (Equivalent Series Inductance) <30 pH Single-layer coaxial path
Temperature Operating Temperature -55°C to +125°C Full parametric compliance
Temperature TCC (Temperature Coefficient) 0 ±30 ppm/°C COG/NPO, -55°C to +125°C
Physical Outline Dimensions 0.38 × 0.38 × 0.15 mm 15 × 15 × 6 mil, ±25 μm
Metallization Top Electrode TiW-Au (≥4.0 μm Au) Ultra-thick bond pad, sputtered
Metallization Bottom Electrode TiW-Pt-Au (≥2.5 μm Au) Pt diffusion barrier, sputtered
Mechanical Bond Pull Strength >5.0 gf (typ. 6.5 gf) Industry-standard destructive pull test, 25 μm Au wire
Assembly Bottom Attach Methods Epoxy / AuSn Eutectic / Sintered-Ag Triple-compatible bottom electrode
Reliability Storage & Shelf Life 20-25°C, 40-60% RH, N2 cabinet, 1 year Cleanroom environment

Thin-Film Metallization Engineering

Electrode Layer Material Thickness Metallurgical Function
Top Adhesion TiW Sputtered Base Oxygen-blocking chemical bond to COG/NPO ceramic. Prevents Au delamination under -55°C to +125°C thermal cycling.
Bonding Finish Au ≥4.0 μm Ultra-thick pure gold. Absorbs ultrasonic energy (40-120 mW) and bonding force (15-40 gf), preventing ceramic cratering. Delivers >5.0 gf pull strength per industry-standard destructive bond pull testing.
Bottom Adhesion TiW Sputtered Base Symmetrical adhesion to bottom ceramic surface.
Diffusion Barrier Pt Sputtered Barrier Platinum barrier—100% insoluble in AuSn solder and sintered-Ag. During 300-320°C eutectic reflow, standard Au electrodes dissolve within seconds. Pt is thermodynamically immune, preserving the TiW interface and ensuring <10 mΩ ground resistance through multiple reflow cycles and the full mission lifetime.
Attach Finish Au ≥2.5 μm Triple-compatible finish for H20E epoxy, AuSn (80/20) eutectic, and sintered-Ag die attach.

Frequently Asked Questions

Q1: What makes the 4.0 μm Au top electrode achieve >5.0 gf bond pull strength when standard SLCs with 2.5 μm Au achieve only 2-3 gf?

Bond pull strength in thin-film gold electrodes is governed by two failure mechanisms: (1) cohesive failure within the gold layer—the gold itself tears under tensile stress, and (2) adhesive failure at the Au-TiW interface—the gold film peels from the adhesion layer. The 4.0 μm Au thickness improves both: thicker gold has higher cross-sectional area (80 μm × 4.0 μm = 320 μm² vs. 200 μm² for 2.5 μm), directly increasing the force required for cohesive failure by 60%. More importantly, the thicker Au layer distributes the ultrasonic bonding energy laterally rather than concentrating it at the Au-TiW interface, preventing the interfacial micro-void formation that nucleates adhesive peel failures. The result is a fundamental improvement in both failure modes, yielding >5.0 gf typical pull strength versus 2-3 gf for standard-thickness electrodes.

Q2: Why does the Pt (Platinum) barrier enable triple-compatible bottom attachment?

Each attachment method attacks standard Au electrodes differently: AuSn solder dissolves gold within seconds at 300-320°C; silver epoxy enables Ag+ ion electromigration into the Au lattice over years of DC bias; sintered-Ag drives Ag-Au interdiffusion at 250-300°C. Platinum (Pt) is uniquely immune to all three: it has zero solubility in molten Sn (unlike Au, which has ~5 at% solubility in Sn at 300°C), it forms no intermetallics with Ag (unlike Au-Ag, which forms a complete solid solution), and its self-diffusion coefficient is 104× lower than Au at soldering temperatures. The Pt layer is only 100-200 nm thick—invisible to RF currents—but impenetrable to all three degradation mechanisms.

Q3: How does COG/NPO's near-zero VCC benefit Ka-band satellite payloads specifically?

In a Ka-band (27-40 GHz) satellite transponder, the DC blocking capacitors in the LNA, mixer, and PA stages see the full DC bias voltage continuously. With X7R capacitors, the 50-80% capacitance loss under DC bias shifts the coupling impedance, detuning the inter-stage matching networks by hundreds of MHz—requiring re-optimization at each bias condition. With COG/NPO (<10 ppm/V VCC), the 22 pF capacitance changes by <0.02% from 0 V to 60 V—a negligible impedance shift at 35 GHz. This means one matching network design works for all bias conditions, and the transponder's in-orbit performance after 15 years is identical to its pre-launch calibration. For a satellite operator, this eliminates the need for in-orbit re-tuning and provides confidence that the RF performance specification will be met for the entire mission lifetime.

S-Parameter Engineering & Assembly Guide

Die Attach Selection Matrix

Method Process Thermal Conductivity Best For
H20E Epoxy 120°C / 30 min ~2 W/m·K Commercial satcom, 5G infrastructure, instrumentation
AuSn Eutectic 300-320°C, N2/H2 ~50 W/m·K GaN PA carriers, phased-array terminals, satellite transponders
Sintered-Ag 250-300°C, pressure >60 W/m·K SiC power modules, >300°C industrial applications

Wire Bonding Parameters

  • Wire: 0.7-1.0 mil (18-25 μm) 99.99% Au
  • Wedge: 20-40 gf, 60-120 mW, 120-150°C stage
  • Ball: 15-35 gf, 40-100 mW, 150°C stage
  • Clearance: Bond center ≥25 μm from electrode edge
  • Inspection: 50× optical; reject >25% pad deformation, cratering, or edge proximity violations

To request bond pull test data, S-parameters to 40 GHz, or attach qualification reports, contact our sales team today.